



THE DATASHEET OF EVAL-ADUC842QSZ

Instruction Set

Data Transfer Operations

	bytes	DSP periods
MOV A,Rn	1	1
MOV A,@Ri	1	2
MOV A,direct	2	2
MOV A,#data	2	2
MOV Rn,A	1	1
MOV Rn,direct	2	2
MOV Rn,#data	2	2
MOV direct,A	2	2
MOV direct,Rn	2	2
MOV direct,@Ri	2	2
MOV direct,direct	3	3
MOV direct,#data	3	3
MOV @Ri,A	1	2
MOV @Ri,direct	2	2
MOV @Ri,#data	2	2
MOV DPTR,#data16	3	3
MOVC A,@A+DPTR	1	4
MOVC A,@A+PC	1	4
MOVB A,@Ri	1	4
MOVX A,DPTR	1	4
MOVX @Ri,A	1	4
MOVX @DPTR,A	1	4
PUSH direct	2	2
POP direct	2	2
XCH A,Rn	1	1
XCH A,@Ri	1	2
XCH A,direct	2	2
XCHD A,@Ri	1	2

Arithmetic Operations

	bytes	DSP periods
ADD A,Rn	1	1
ADD A,@Ri	1	2
ADD A,direct	2	2
ADD A,#data	2	2
ADDC A,Rn	1	1
ADDC A,@Ri	1	2
ADDC A,direct	2	2
ADDC A,#data	2	2
SUBB A,Rn	1	1
SUBB A,@Ri	1	2
SUBB A,direct	2	2
SUBB A,#data	2	2
INC A	1	1
INC Rn	1	1
INC @Ri	1	2
INC direct	2	2
INC DPTR	1	3
DEC A	1	1
DEC Rn	1	1
DEC @Ri	1	2
DEC direct	2	2
MUL AB	1	9
DIV AB	1	9
DA A	1	2

* INC DPTR increments the 24bit value DPP/DPH/DPL

Logical Operations

	bytes	DSP periods
ANL A,Rn	1	1
ANL A,@Ri	1	2
ANL A,direct	2	2
ANL A,#data	2	2
ANL direct,A	2	2
ANL direct,#data	3	3
ORL A,Rn	1	1
ORL A,@Ri	1	2
ORL A,direct	2	2
ORL A,#data	2	2
ORL direct,A	2	2
ORL direct,#data	3	3
XRL A,Rn	1	1
XRL A,@Ri	1	2
XRL A,direct	2	2
XRL A,#data	2	2
XRL direct,A	2	2
XRL direct,#data	3	3
CLR A	1	1
CPL A	1	1
RL A	1	1
RLC A	1	1
RR A	1	1
RRC A	1	1
SWAP A	1	1

Legend

Rn	register addressing using R0-R7
@Ri	indirect addressing using R0 or R1
direct	8bit internal address (00h-FFh)
#data	8bit constant included in instruction
#data16	16bit constant included in instruction
bit	8bit direct address of bit
rel	signed 8bit offset
addr11	11bit address in current 2K page
addr16	16bit address
x	any of: Rn, @Ri, direct, #data


Instructions That Affect Flags

ADD A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7
ADDC A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7
SUBB A,x	C = borrow into bit 7 AC = borrow into bit 3 OV = borrow into bit 6, but not 7
MUL AB	C = 0 OV = (result>255)
DIV AB	C = 0 OV = divide by zero
DA A	C = C or (x>100)
RRC A	C = ACC.7
RLC A	C = ACC.0
SETB C	C = 1
CLR C	C = 0
ANL C,bit	C = C and bit
ANL C,bit	C = C and NOTbit
ORL C,bit	C = C or bit
ORL C,bit	C = C or NOTbit
MOV C,bit	C = bit
CJNE x,y,rel	C = (x<y)

Pin Functions

Pin	Function
1	56 P1.0 / ADC0 / T2
2	1 P1.1 / ADC1 / TZEX
3	2 P1.2 / ADC2
4	3 P1.3 / ADC3
5	4,5 AV _{DD}
6	6,7,8 AGND
7	9 CREF
8	10 V _{REF}
9	11 DAC0
10	12 DAC1
11	13 P1.4 / ADC4
12	14 P1.5 / ADC5 / SS
13	15 P1.6 / ADC6


Pin	Function
14	16 P1.7 / ADC7
15	17 RESET
16	18 P3.0 / RxD
17	19 P3.1 / TxD
18	20 P3.2 / INT0
19	21 P3.3/INT1/MISO/PWM1
20	22 DV _{DD}
21	23 DGND
22	24 P3.4 / T0 / PWM0 / EXTCLK
23	25 P3.5 / T1 / CONVST
24	26 P3.6 / WR
25	27 P3.7 / RD
26	28 SCLOCK



Pin	Function
27	29 SDATA / MOSI
28	30 P2.0 / A8 / A16
29	31 P2.1 / A9 / A17
30	32 P2.2 / A10 / A18
31	33 P2.3 / A11 / A19
32	34 XTAL1 (in)
33	35 XTAL2 (out)
34	36 DV _{DD}
35	37,38 DGND
36	39 P2.4 / A12 / A20
37	40 P2.5 / A13 / A21
38	41 P2.6/A14/A22/PWM0
39	42 P2.7/A15/A23/PWM1

Pin	Function
40	43 EA
41	44 PSEN
42	45 ALE
43	46 P0.0 / AD0
44	47 P0.1 / AD1
45	48 P0.2 / AD2
46	49 P0.3 / AD3
47	50 DGND
48	51 DV _{DD}
49	52 P0.4 / AD4
50	53 P0.5 / AD5
51	54 P0.6 / AD6
52	55 P0.7 / AD7

Code Memory Space Options



Interrupt Vector Addresses


Interrupt Bit	Interrupt Name	Vector Address	Relative Priority
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
ADCI	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I ² C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

© 2003 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Purchase of licensed IC components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips IC Patent Rights to use these components in an IC system, provided that the system conforms to the IC Standard Specification as defined by Philips. Printed in the U.S.A. G03602-4-12/03(0)



www.analog.com/microconverter

ADuC842/843 MicroConverter® Quick Reference Guide



A Precision Analog Flash MCU

The ADuC842/ADuC843 is:

ADC: 12bit, 5µs, 8channel, self calibrating 0.5LSB INL & 70dB SNR

DAC (ADuC842 only): dual, 12bit, 15µs, voltage output <1LSB DNL

Flash/EEPROM: 62K bytes Flash/EE program memory 4K bytes Flash/EE data memory

Microcontroller: "single-cycle" 8052, up to 16.8MIPS 32 I/O lines, programmable PLL clock (131KHz to 16.8MHz to 32KHz crystal)


Embedded Tools Support: on-chip download/debug & single-pin emulation functions

Other on-chip features: temperature monitor, power supply monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset



www.analog.com/microconverter

decimal address		HEX address		Lower RAM															
127	7Fh	General Purpose Area		MSB address	(bit addresses)												LSB address		
...	...																		
48	30h																		
47	2Fh	7Fh	7Eh		7Dh	7Ch	7Bh	7Ah	79h	78h									
46	2Eh	77h	76h		75h	74h	73h	72h	71h	70h									
45	2Dh	6Fh	6Eh		6Dh	6Ch	6Bh	6Ah	69h	68h									
44	2Ch	67h	66h		65h	64h	63h	62h	61h	60h									
43	2Bh	5Fh	5Eh		5Dh	5Ch	5Bh	5Ah	59h	58h									
42	2Ah	57h	56h		55h	54h	53h	52h	51h	50h									
41	29h	Bit Addressable Area			4Fh	4Eh	4Dh	4Ch	4Bh	4Ah	49h	48h							
40	28h				47h	46h	45h	44h	43h	42h	41h	40h							
39	27h				3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h							
38	26h				37h	36h	35h	34h	33h	32h	31h	30h							
37	25h				2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h							
36	24h				27h	26h	25h	24h	23h	22g	21h	20h							
35	23h				1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h							
34	22h			17h	16h	15h	14h	13h	12h	11g	10h								
33	21h	0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h										
32	20h	07h	06h	05h	04h	03h	02h	01h	00h										

[illegible]

ISPI	WCOL	SPE	SPIM	CPOL	CPHA	SPR1	SPR0
F7h	FEN	FCH	FCH	F8h	FAh	F9h	F8h
F7h	F6h	F5h	F4h	F3h	F2h	F1h	F0h
12CSI	12CGC	12CID1	12CID0	12CM	12CRS	12CTX	12CI
EF7hMD0	EEHMD0	EDIMCO	ECMDI	EBh	EAh	EBh	EBh
EF7h	EDh	ED5h	ED4h	ED3h	ED2h	ED1h	ED0h
ADCI	DMA	CONV	SCONV	CS3	CS2	CS1	CS0
D7h	DEh	DDh	DDCh	DBh	DAh	D9h	D8h
D7h	D6h	D5h	D4h	D3h	D2h	D1h	D0h
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CNT2	CAP2
Ch	CEN	CJCh	CCh	C8h	CAh	C9h	C8h
PRE3	PRE2	PRE1	PRE0	WDIR	WDS	WDE	WDWR
C7h	C6h	C5h	C4h	C3h	C2h	C1h	C0h
BFh	BEh	BDh	BCCh	BBh	BAh	B9h	B8h
RD	WR	T1	T0	INT1	INT0	TXD	RXD
B7h	B6h	B5h	B4h	B3h	B2h	B1h	B0h
EA	EADC	ET2	ES	ET1	EX1	E10	E0
AF7h	AEH	ADh	ACH	ABh	A4h	A9h	A8h
A7h	A6h	A5h	A4h	A3h	A2h	A1h	A0h
SM0	SM1	SM2	REN	TB8	RB8	T1	R1
9Fh	9EH	9DH	9Ch	9Bh	9Ah	99h	98h
97h	96h	95h	94h	93h	92h	91h	90h
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
8Fh	8EH	8DH	8Ch	8Bh	8Ah	89h	88h
7Fh	7EH	7DH	7Ch	7Bh	7Ah	79h	78h