

THE DATASHEET OF LM1086CS-2.5/NOPB













LM1086

SNVS039J -JUNE 2000-REVISED APRIL 2015

LM1086 1.5-A Low Dropout Positive Regulators

Features

- Available in 1.8-V, 2.5-V, 3.3-V, 5-V and Adjustable Versions
- **Current Limiting and Thermal Protection**
- Output Current 1.5 A
- Line Regulation 0.015% (Typical)
- Load Regulation 0.1% (Typical)

Applications

- High-Efficiency Linear Regulators
- **Battery Chargers**
- Post Regulation for Switching Supplies
- **Constant Current Regulators**
- Microprocessor Supplies

3 Description

The LM1086 is a regulator with a maximum dropout of 1.5 V at 1.5 A of load current. The device has the same pin-out as TI's industry standard LM317.

Two resistors are required to set the output voltage of the adjustable output voltage version of the LM1086. Fixed output voltage versions integrate the adjust resistors.

The LM1086 circuit includes a zener trimmed bandgap reference, current limiting, and thermal shutdown.


Refer to LM1084 for the 5-A version, and the LM1085 for the 3-A version.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	WSON (8)	4 mm × 4 mm			
LM1086	DDPAK/TO-263 (3)	10.18 mm × 8.41 mm			
	TO-220 (3)	14.986 mm × 10.16 mm			

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application



*NEEDED IF DEVICE IS FAR FROM FILTER CAPACITORS

$$^{\dagger}V_{OUT} = 1.25V(1 + \frac{R2}{R1})$$



Table of Contents

1	Features 1		7.4 Device Functional Modes	11
2	Applications 1	8	Application and Implementation	13
3	Description 1		8.1 Application Information	13
4	Revision History2		8.2 Typical Applications	13
5	Pin Configuration and Functions	9	Power Supply Recommendations	18
6	Specifications4	10	Layout	18
•	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	18
	6.2 ESD Ratings		10.2 Layout Example	18
	6.3 Recommended Operating Conditions		10.3 Thermal Considerations	19
	6.4 Thermal Information	11	Device and Documentation Support	21
	6.5 Electrical Characteristics		11.1 Development Support	<mark>2</mark> 1
	6.6 Typical Characteristics		11.2 Trademarks	21
7	Detailed Description9		11.3 Electrostatic Discharge Caution	21
•	7.1 Overview		11.4 Glossary	21
	7.2 Functional Block Diagram9	12	Mechanical, Packaging, and Orderable Information	21
	7.3 Feature Description			21


4 Revision History

•	Trevision instary	
Cł	hanges from Revision I (August 2014) to Revision J	Page
•	Added 8-pin WSON pinout drawing and associated device information	3
Cł	hanges from Revision H (May 2013) to Revision I	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	4




5 Pin Configuration and Functions






3-Pin TO-220 Package NDE Top View



3-Pin DDPAK/TO-263 Package KTT Top View



Pin Functions

	PIN							
NAME	NU	JMBER	1/0	DESCRIPTION				
NAME	KTT/NDE	NGN						
ADJ/GND	1 1			Adjust pin for the adjustable output voltage version. Ground pin for the fixed output voltage versions.				
V _{OUT}	2, TAB	6, 7, 8, PAD	0	Output voltage pin for the regulator.				
V _{IN}	3	2	I	Input voltage pin for the regulator.				
N/C	3, 4, 5			No Connection				

Copyright © 2000–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	LM1086-ADJ		29	V
	LM1086-1.8		27	V
Maximum Input to Output Voltage Differential	LM1086-2.5		27	V
	LM1086-3.3		27	V
	LM1086-5.0		25	V
Power Dissipation ⁽³⁾		Internally L	imited	
Junction Temperature (T _J) ⁽⁴⁾			150	°C
Lead Temperature			260, to 10 sec	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Power dissipation is kept in a safe range by current limiting circuitry. Refer to Overload Recovery in Application and Implementation. The value θJA for the WSON package is specifically dependent on PCB trace area, trace material, and the number of thermal vias. For improved thermal resistance and power dissipation for the WSON package, refer to Application Note AN-1187 (literature number SNOA401).
- (4) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board. Refer to *Thermal Considerations*

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
JUNCTION TEMPERA	ATURE RANGE (T _J) ⁽¹⁾			
	Control Section	0	125	°C
"C" Grade	Output Section	0	150	°C
	Control Section	-40	125	°C
"I" Grade	Output Section	-40	150	°C

(1) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)}-T_A)/θ_{JA}. All numbers apply for packages soldered directly into a PC board. Refer to *Thermal Considerations*.

Product Folder Links: LM1086



6.4 Thermal Information

			LM1086					
	THERMAL METRIC ⁽¹⁾	KTT	NDE	NGN	UNIT			
		3 PINS	3 PINS	8 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.8	23.0	35.9				
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3	16.1	24.2				
$R_{\theta JB}$	Junction-to-board thermal resistance	23.3	4.5	13.2				
ΨЈТ	Junction-to-top characterization parameter	10.2	2.4	0.2	°C/W			
ΨЈВ	Junction-to-board characterization parameter	22.3	2.5	13.3				
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance: Control Section/Output Section	1.5/4.0	1.5/4.0	2.9				

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Typicals and limits appearing in normal type apply for $T_J = 25$ °C unless specified otherwise.

F	PARAMETER	TEST CONDITIONS	•	T _J = 25°C		T _J over the open Recomm	UNIT		
			MIN	TYP	MAX	MIN ⁽¹⁾	TYP ⁽²⁾	MAX (1)	
V_{REF}	Reference Voltage	$\begin{split} &LM1086\text{-}ADJ,\ I_{OUT} = 10\ mA, \\ &V_{IN} - V_{OUT} = 3\ V,\ 10\ mA \leq \\ &I_{OUT} \leq I_{FULL\ LOAD},\ 1.5\ V \leq V_{IN} \\ &- V_{OUT} \leq 15\ V^{(3)} \end{split}$	1.238	1.250	1.262	1.225	1.250	1.270	V
V _{OUT}	Output Voltage ⁽³⁾	$\begin{split} &LM1086\text{-}1.8,\ I_{OUT} = 0\ mA,\ V_{IN} \\ &= 5\ V,\ 0 \le I_{OUT} \le I_{FULL\ LOAD}, \\ &3.3\ V \le V_{IN} \le 18\ V \end{split}$	1.782	1.8	1.818	1.764	1.8	1.836	V
		$\begin{split} &LM1086\text{-}2.5,\ I_{OUT} = 0\ mA,\ V_{IN} \\ &= 5\ V,\ 0 \le I_{OUT} \le I_{FULL\ LOAD}, \\ &4.0\ V \le V_{IN} \le 18\ V \end{split}$	2.475	2.50	2.525	2.450	2.50	2.55	V
		$\begin{split} & LM1086\text{-}3.3, \ I_{OUT} = 0 \ mA, \ V_{IN} \\ & = 5 \ V, \ 0 \le I_{OUT} \le I_{FULL \ LOAD}, \\ & 4.75 \ V \le V_{IN} \le 18 \ V \end{split}$	3.267	3.300	3.333	3.235	3.300	3.365	V
		$\begin{split} &LM1086\text{-}5.0,\ I_{OUT} = 0\ mA,\ V_{IN} \\ &= 8\ V,\ 0 \le I_{OUT} \le I_{FULL\ LOAD}, \\ &6.5\ V \le V_{IN} \le 20\ V \end{split}$	4.950	5.000	5.050	4.900	5.000	5.100	V
		LM1086-ADJ, $I_{OUT} = 10 \text{ mA}$, 1.5 V \leq (V _{IN} - V _{OUT}) \leq 15 V		0.015%	0.2%		0.035%	0.2%	
		LM1086-1.8, I _{OUT} = 0 mA, 3.3 V ≤ V _{IN} ≤ 18 V		0.3	6		0.6	6	mV
ΔV _{OUT}	Line Regulation ⁽⁴⁾	LM1086-2.5, I _{OUT} = 0 mA, 4.0 V ≤ V _{IN} ≤ 18 V		0.3	6		0.6	6	mV
		LM1086-3.3, I _{OUT} = 0 mA, 4.5 V ≤ V _{IN} ≤ 18 V		0.5	10		1.0	10	mV
		LM1086-5.0, I _{OUT} = 0 mA, 6.5 V ≤ V _{IN} ≤ 20 V		0.5	10		1.0	10	mV

All limits are specified by testing or statistical analysis.

Product Folder Links: LM1086

⁽²⁾ Typical Values represent the most likely parametric norm.

⁽³⁾ I_{FULL LOAD} is defined in the current limit curves. The I_{FULL LOAD} Curve defines current limit as a function of input-to-output voltage. Note that 15W power dissipation for the LM1086 is only achievable over a limited range of input-to-output voltage.

⁽⁴⁾ Load and line regulation are measured at constant junction temperature, and are specified up to the maximum power dissipation of 15W. Power dissipation is determined by the input/output differential and the output current. Ensured maximum power dissipation will not be available over the full input/output range.



Electrical Characteristics (continued)

Typicals and limits appearing in normal type apply for $T_J = 25^{\circ}C$ unless specified otherwise.

PARAMETER		TEST CONDITIONS	1	Г _Ј = 25°С		Recomm	e entire ra ration (se ended Op onditions)	e erating	UNIT
			MIN	TYP	MAX	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	
		LM1086-ADJ, $(V_{IN}-V_{OUT}) = 3$ V, 10 mA $\leq I_{OUT} \leq I_{FULL\ LOAD}$		0.1%	0.3%		0.2%	0.4%	
∆V _{OUT}	Load	LM1086-1.8, 2.5, $V_{IN} = 5 \text{ V}$, 0 $\leq I_{OUT} \leq I_{FULL\ LOAD}$		3	12		6	20	mV
001	Regulation ⁽⁴⁾	LM1086-3.3, $V_{IN} = 5 \text{ V}$, $0 \le I_{OUT} \le I_{FULL \ LOAD}$		3	15		7	25	mV
		LM1086-5.0, $V_{IN} = 8 \text{ V}$, $0 \le I_{OUT} \le I_{FULL \ LOAD}$		5	20		10	35	mV
	Dropout Voltage ⁽⁵⁾	LM1086-ADJ, 1.8, 2.5, 3.3, 5, ΔV_{REF} , ΔV_{OUT} = 1%, I_{OUT} = 1.5A					1.3	1.5	V
		LM1086-ADJ, V _{IN} – V _{OUT} = 5				1.50	2.7		^
		V , $V_{IN} - V_{OUT} = 25 V$				0.05	0.15		Α
LIMIT	Current Limit	LM1086-1.8,2.5, 3.3, V _{IN} = 8 V				1.5	2.7		Α
		LM1086-5.0, V _{IN} = 10 V				1.5	2.7		Α
	Minimum Load Current ⁽⁶⁾	LM1086-ADJ, V _{IN} ¬V _{OUT} = 25 V					5.0	10.0	mA
		LM1086-1.8, 2.5, V _{IN} ≤ 18 V					5.0	10.0	mA
	Quiescent Current	LM1086-3.3, V _{IN} ≤ 18 V					5.0	10.0	mA
	Odironi	LM1086-5.0, V _{IN} ≤ 20 V					5.0	10.0	mA
	Thermal Regulation	T _A = 25°C, 30ms Pulse		0.008	0.04				%/W
		f_{RIPPLE} = 120 Hz, C_{OUT} = 25 μF Tantalum, I_{OUT} = 1.5 A							dB
	Ripple Rejection	LM1086-ADJ, $C_{ADJ} = 25 \mu F$, $(V_{IN} - V_O) = 3 V$				60	75		ub
	,	LM1086-1.8, 2.5, V _{IN} = 6 V				60	72		dB
		LM1086-3.3, V _{IN} = 6.3 V				60	72		dB
		LM1086-5.0 V _{IN} = 8 V				60	68		dB
	Adjust Pin Current	LM1086		55				120	μΑ
	Adjust Pin Current Change	10 mA \leq I _{OUT} \leq I _{FULL LOAD} , 1.5 V \leq (V _{IN} -V _{OUT}) \leq 15 V					0.2	5	μΑ
	Temperature Stability						0.5%		
	Long Term Stability	T _A = 125°C, 1000 Hrs		0.3%	1.0%				
-	RMS Noise (% of V _{OUT})	10 Hz ≤ f≤ 10 kHz		0.003%					

⁽⁵⁾ Dropout voltage is specified over the full output current range of the device.


⁽⁶⁾ The minimum output current required to maintain regulation.

 $T_{J} = 125^{\circ}C$

= 25°C



6.6 Typical Characteristics







Figure 1. Dropout Voltage vs Output Current









Figure 3. Load Regulation vs Temperature

Figure 4. Percent Change in Output Voltage vs Temperature






Figure 5. Adjust Pin Current vs Temperature

Figure 6. Maximum Power Dissipation vs Temperature

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 7. Ripple Rejection vs Frequency (LM1086-ADJ)




Figure 8. Ripple Rejection vs Output Current (LM1086-ADJ)




Figure 9. Ripple Rejection vs Frequency (LM1086-5)




Figure 10. Ripple Rejection vs Output Current (LM1086-5)




Figure 11. Line Transient Response




Figure 12. Load Transient Response



7 Detailed Description

7.1 Overview

A basic functional diagram for the LM1086-ADJ (excluding protection circuitry) is shown in Figure 13. The topology is basically that of the LM317 except for the pass transistor. Instead of a Darlingtion NPN with its two diode voltage drop, the LM1086 uses a single NPN. This results in a lower dropout voltage. The structure of the pass transistor is also known as a quasi LDO. The advantage of a quasi LDO over a PNP LDO is its inherently lower quiescent current. The LM1086 is specified to provide a minimum dropout voltage of 1.5V over temperature, at full load.





Figure 13. Basic Functional Block Diagram

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Ripple Rejection

Ripple rejection is a function of the open loop gain within the feed-back loop (refer to Figure 13 and Figure 16). The LM1086 exhibits 75dB of ripple rejection (typ.). When adjusted for voltages higher than V_{REF} , the ripple rejection decreases as function of adjustment gain: (1+R1/R2) or V_O/V_{REF} . Therefore a 5-V adjustment decreases ripple rejection by a factor of four (-12dB); Output ripple increases as adjustment voltage increases.

However, the adjustable version allows this degradation of ripple rejection to be compensated. The adjust terminal can be bypassed to ground with a capacitor (C_{ADJ}). The impedance of the C_{ADJ} should be equal to or less than R1 at the desired ripple frequency. This bypass capacitor prevents ripple from being amplified as the output voltage is increased.

$$1/(2\pi^* f_{RIPPLE}^* C_{ADJ}) \le R_1 \tag{1}$$

7.3.2 Load Regulation

The LM1086 regulates the voltage that appears between its output and ground pins, or between its output and adjust pins. In some cases, line resistances can introduce errors to the voltage across the load. To obtain the best load regulation, a few precautions are needed.

Figure 14 shows a typical application using a fixed output regulator. Rt1 and Rt2 are the line resistances. V_{LOAD} is less than the V_{OUT} by the sum of the voltage drops along the line resistances. In this case, the load regulation seen at the R_{LOAD} would be degraded from the data sheet specification. To improve this, the load should be tied directly to the output terminal on the positive side and directly tied to the ground terminal on the negative side.




Figure 14. Typical Application Using Fixed Output Regulator

When the adjustable regulator is used (Figure 15), the best performance is obtained with the positive side of the resistor R1 tied directly to the output terminal of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 5V regulator with 0.05- Ω resistance between the regulator and load will have a load regulation due to line resistance of 0.05 Ω × I_L. If R1 (=125 Ω) is connected near the load the effective line resistance will be 0.05 Ω (1 + R2/R1) or in this case, it is 4 times worse. In addition, the ground side of the resistor R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.




Figure 15. Best Load Regulation Using Adjustable Output Regulator



Feature Description (continued)

7.3.3 Overload Recovery

Overload recovery refers to regulator's ability to recover from a short circuited output. A key factor in the recovery process is the current limiting used to protect the output from drawing too much power. The current limiting circuit reduces the output current as the input to output differential increases. Refer to short circuit curve in the *Typical Characteristics* section.

During normal start-up, the input to output differential is small since the output follows the input. But, if the output is shorted, then the recovery involves a large input to output differential. Sometimes during this condition the current limiting circuit is slow in recovering. If the limited current is too low to develop a voltage at the output, the voltage will stabilize at a lower level. Under these conditions it may be necessary to recycle the power of the regulator in order to get the smaller differential voltage and thus adequate start up conditions. Refer to *Typical Characteristics* section for the short circuit current vs. input differential voltage.

7.4 Device Functional Modes

7.4.1 Output Voltage

The LM1086 adjustable version develops a 1.25-V reference voltage, (V_{REF}), between the output and the adjust terminal. As shown in Figure 16, this voltage is applied across resistor R1 to generate a constant current I1. This constant current then flows through R2. The resulting voltage drop across R2 adds to the reference voltage to sets the desired output voltage.

The current I_{ADJ} from the adjustment terminal introduces an output error . But since it is small (120uA max), it becomes negligible when R1 is in the 100 Ω range.

For fixed voltage devices, R1 and R2 are integrated inside the devices.




Figure 16. Basic Adjustable Regulator

7.4.2 Stability Consideration

Stability consideration primarily concerns the phase response of the feedback loop. In order for stable operation, the loop must maintain negative feedback. The LM1086 requires a certain amount series resistance with capacitive loads. This series resistance introduces a zero within the loop to increase phase margin and thus increase stability. The equivalent series resistance (ESR) of solid tantalum or aluminum electrolytic capacitors is used to provide the appropriate zero (approximately 500 kHz).

Aluminum electrolytics are less expensive than tantalums, but their ESR varies exponentially at cold temperatures; therefore requiring close examination when choosing the desired transient response over temperature. Tantalums are a convenient choice because their ESR varies less than 2:1 over temperature.

The recommended load/decoupling capacitance is a 10 uF tantalum or a 50 uF aluminum. These values will assure stability for the majority of applications.

The adjustable versions allows an additional capacitor to be used at the ADJ pin to increase ripple rejection. If this is done the output capacitor should be increased to 22uF for tantalum or to 150 uF for aluminum.

Capacitors other than tantalum or aluminum can be used at the adjust pin and the input pin. A 10 uF capacitor is a reasonable value at the input. See *Ripple Rejection* section regarding the value for the adjust pin capacitor.

Copyright © 2000–2015, Texas Instruments Incorporated



Device Functional Modes (continued)

It is desirable to have large output capacitance for applications that entail large changes in load current (microprocessors for example). The higher the capacitance, the larger the available charge per demand. It is also desirable to provide low ESR to reduce the change in output voltage:

$$\Delta V = \Delta I \times ESR \tag{2}$$

It is common practice to use several tantalum and ceramic capacitors in parallel to reduce this change in the output voltage by reducing the overall ESR.

Output capacitance can be increased indefinitely to improve transient response and stability.

7.4.3 Protection Diodes

Under normal operation, the LM1086 regulator does not need any protection diode. With the adjustable device, the internal resistance between the adjustment and output terminals limits the current. No diode is needed to divert the current around the regulator even with a capacitor on the adjustment terminal. The adjust pin can take a transient signal of ±25 V with respect to the output voltage without damaging the device.

When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and rate of decrease of V_{IN} . In the LM1086 regulator, the internal diode between the output and input pins can withstand microsecond surge currents of 10 A to 20 A. With an extremely large output capacitor (\geq 1000 μ f), and with input instantaneously shorted to ground, the regulator could be damaged. In this case, an external diode is recommended between the output and input pins to protect the regulator, shown in Figure 17.




Figure 17. Regulator with Protection Diode



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The LM1086 is versatile in its applications, including uses in programmable output regulation and local on-card regulation. Or, by connecting a fixed resistor between the ADJUST and OUTPUT terminals, the LM1086 can function as a precision current regulator. An optional output capacitor can be added to improve transient response. The ADJUST terminal can be bypassed to achieve very high ripple-rejection ratios, which are difficult to achieve with standard three-terminal regulators. Please note, in the following applications, if ADJ is mentioned, it makes use of the adjustable version of the part, however, if GND is mentioned, it is the fixed voltage version of the part.

8.2 Typical Applications

8.2.1 1.2-V to 15-V Adjustable Regulator

This part can be used as a simple low drop out regulator to enable a variety of output voltages needed for demanding applications. By using an adjustable R2 resistor a variety of output voltages can be made possible as shown in Figure 18 based on the LM1086-ADJ.



*NEEDED IF DEVICE IS FAR FROM FILTER CAPACITORS

Figure 18. 1.2-V to 15-V Adjustable Regulator

8.2.1.1 Design Requirements

The device component count is very minimal, employing two resistors as part of a voltage divider circuit and an output capacitor for load regulation.


8.2.1.2 Detailed Design Procedure

The voltage divider for this part is set based on the equation shown in Figure 18, where R1 is the upper feedback resistor R2 is the lower feedback resistor.

Product Folder Links: LM1086

 $^{^{\}dagger}V_{OUT} = 1.25V(1 + \frac{R2}{R1})$

8.2.1.3 Application Curve



8.2.2 Adjustable at 5 V

The application shown in Figure 19 outlines a simple 5-V output application made possible by the LM1086-ADJ. This application can provide 1.5 A at high efficiencies and very low drop-out.




Figure 19. Adjustable at 5 V

8.2.3 5-V Regulator with Shutdown

A variation of the 5-V output regulator application with shutdown control is shown in Figure 20 based on the LM1086-ADJ. It uses a simple NPN transistor on the ADJ pin to block or sink the current on the ADJ pin. If the TTL logic is pulled high, the NPN transistor is activated and the part is disabled, outputting approximately 1.25 V. If the TTL logic is pulled low, the NPN transistor is unbiased and the regulator functions normally.




Figure 20. 5-V Regulator with Shutdown



8.2.4 Battery Charger

The LM1086-ADJ can be used as a battery charger to regulate the charging current required by the battery bank as shown in Figure 21. In this application the LM1086 acts as a constant voltage, constant current part by sensing the voltage potential across the battery and compensating it to the current voltage. To maintain this voltage, the regulator delivers the maximum charging current required to charge the battery. As the battery approaches the fully charged state, the potential drop across the sense resistor, R_S reduces and the regulator throttles back the current to maintain the float voltage of the battery.





Figure 21. Battery Charger

8.2.5 Adjustable Fixed Regulator

A simple adjustable, fixed range output regulator can be made possible by placing a variable resistor on the ground of the device as shown in Figure 22 based on the fixed output voltage LM1086-5.0. The GND pin has a small quiescent current of 5 mA typical. Increasing the resistance on the GND pin increases the voltage potential across the resistor. This potential is then mirrored on to the output to increase the total output voltage by the potential drop across the GND resistor.



*OPTIONAL IMPROVES RIPPLE REJECTION

Figure 22. Adjustable Fixed Regulator

8.2.6 Regulator With Reference

A fixed output voltage version of the LM1086-5.0 can be employed to provide an output rail and a reference rail at the same time as shown in Figure 23. This simple application makes use of a reference diode, the LM136-5, to regulate the GND voltage to a fixed 5 V based on the quiescent current generated by the GND pin. This voltage is then added onto the output to generate a total of 10 V out.




Figure 23. Regulator With Reference



8.2.7 High Current Lamp Driver Protection

A simple constant current source with protection can be designed by controlling the impedance between the lamp and ground. The LM1086-ADJ shown in Figure 24 makes use of an external TTL or CMOS input to drive the NPN transistor. This pulls the output of the regulator to a few tenths of a volt and puts the part into current limit. Releasing the logic will reduce the current flow across the lamp into the normal operating current thereby protecting the lamp during startup.




Figure 24. High Current Lamp Driver Protection

8.2.8 Battery Backup Regulated Supply

A regulated battery backup supply can be generated by using two fixed output voltage versions of the part as shown in Figure 25. The top regulator supplies the Line voltage during normal operation, however when the input is not available, the second regulator derives power from the battery backup and regulates it to 5 V based on the LM1086-5.0. The diodes prevent the rails from back feeding into the supply and batteries.




Figure 25. Battery Backup Regulated Supply



8.2.9 Ripple Rejection Enhancement

A very simple ripple rejection circuit is shown in Figure 26 using the LM1086-ADJ. The capacitor C1 smooths out the ripple on the output by cleaning up the feedback path and preventing excess noise from feeding back into the regulator. Please remember X_{C1} should be approximately equal to R1 at the ripple frequency.




Figure 26. Ripple Rejection Enhancement

8.2.10 Automatic Light Control

A common street light control or automatic light control circuit is designed in Figure 27 based on the LM1086-ADJ. The photo transistor conducts in the presence of light and grounds the ADJ pin preventing the lamp from turning on. However, in the absence of light, the LM1086 regulates the voltage to 1.25 V between OUT and ADJ, ensuring the lamp remains on.




Figure 27. Automatic Light Control

8.2.11 Remote Sensing

Remote sensing is a method of compensating the output voltage to a very precise degree by sensing the output and feeding it back through the feedback. The circuit implementing this is shown in Figure 28 using the LM1086-ADJ. The output of the regulator is fed into a voltage follower to avoid any loading effects and the output of the op-amp is injected into the top of the feedback resistor network. This has the effect of modulating the voltage to a precise degree without additional loading on the output.




Figure 28. Remote Sensing



9 Power Supply Recommendations

The linear regulator input supply should be well regulated and kept at a voltage level such that the maximum input to output voltage differential allowed by the device is not exceeded. The minimum dropout voltage ($V_{IN}-V_{OUT}$) should be met with extra headroom when possible in order to keep the output well regulated. A 10 μF or higher capacitor should be placed at the input to bypass noise.

10 Layout

10.1 Layout Guidelines

For the best overall performance, some layout guidelines should be followed. Place all circuit components on the same side of the circuit board and as near as practical to the respective linear regulator pins connections. Traces should be kept short and wide to reduce the amount of parasitic elements into the system. The actual width and thickness of traces will depend on the current carrying capability and heat dissipation required by the end system. An array of plated vias can be placed on the pad area underneath the TAB to conduct heat to any inner plane areas or to a bottom-side copper plane.

10.2 Layout Example




Figure 29. Layout Example



10.3 Thermal Considerations

ICs heats up when in operation, and power consumption is one factor in how hot it gets. The other factor is how well the heat is dissipated. Heat dissipation is predictable by knowing the thermal resistance between the IC and ambient (θ_{JA}). Thermal resistance has units of temperature per power (C/W). The higher the thermal resistance, the hotter the IC.

The LM1086 specifies the thermal resistance for each package as junction to case (θ_{JC}). In order to get the total resistance to ambient (θ_{JA}), two other thermal resistance must be added, one for case to heat-sink (θ_{CH}) and one for heatsink to ambient (θ_{HA}). The junction temperature can be predicted as follows:

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CH} + \theta_{HA}) = T_A + P_D \theta_{JA}$$

where

- T_J is junction temperature
- T_A is ambient temperature
- P_D is the power consumption of the device
 (3)

Device power consumption is calculated as follows:

$$I_{\rm IN} = I_{\rm L} + I_{\rm G} \tag{4}$$

$$P_{D} = (V_{IN} - V_{OUT}) I_{L} + V_{IN} I_{G}$$
 (5)

Figure 30 shows the voltages and currents which are present in the circuit.




Figure 30. Power Dissipation Diagram

Once the devices power is determined, the maximum allowable ($\theta_{JA (max)}$) is calculated as:

$$\theta_{JA (max)} = T_{R(max)}/P_D = T_{J(max)} - T_{A(max)}/P_D$$

The LM1086 has different temperature specifications for two different sections of the IC: the control section and the output section. The *Thermal Information* table shows the junction to case thermal resistances for each of these sections, while the maximum junction temperatures $(T_{J(max)})$ for each section is listed in the *Absolute Maximum Ratings* section of the datasheet. $T_{J(max)}$ is 125°C for the control section, while $T_{J(max)}$ is 150°C for the output section.

 $\theta_{\text{JA (max)}}$ should be calculated separately for each section as follows:

$$\theta_{JA}$$
 (max, CONTROL SECTION) = (125°C - $T_{A(max)}$)/ P_D (6)

$$\theta_{JA}$$
 (max, OUTPUT SECTION) = (150°C - $T_{A(max)}$)/ P_D (7)

The required heat sink is determined by calculating its required thermal resistance ($\theta_{HA~(max)}$).

$$\theta_{\text{HA (max)}} = \theta_{\text{JA (max)}} - (\theta_{\text{JC}} + \theta_{\text{CH}}) \tag{8}$$

 $(\theta_{\text{HA (max)}})$ should also be calculated twice as follows:

$$(\theta_{HA \text{ (max)}}) = \theta_{JA} \text{ (max, CONTROL SECTION)} - (\theta_{JC} \text{ (CONTROL SECTION)} + \theta_{CH})$$
 (9)

$$(\theta_{HA (max)}) = \theta_{JA}(max, OUTPUT SECTION) - (\theta_{JC} (OUTPUT SECTION) + \theta_{CH})$$
 (10)

If thermal compound is used, θ_{CH} can be estimated at 0.2 C/W. If the case is soldered to the heat sink, then a θ_{CH} can be estimated as 0 C/W.

After, $\theta_{HA~(max)}$ is calculated for each section, choose the lower of the two $\theta_{HA~(max)}$ values to determine the appropriate heat sink.

Copyright © 2000–2015, Texas Instruments Incorporated



Thermal Considerations (continued)

If PC board copper is going to be used as a heat sink, then Figure 31 can be used to determine the appropriate area (size) of copper foil required.




Figure 31. Heat Sink Thermal Resistance vs Area



11 Device and Documentation Support

11.1 Development Support

For additional information, see Texas Instruments' E2E community resources at http://e2e.ti.com.

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2000–2015, Texas Instruments Incorporated





29-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM1086CS-2.5/NOPB	ACTIVE	DDPAK/ TO-263	ктт	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	0 to 125	LM1086 CS-2.5	Samples
LM1086CS-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	0 to 125	LM1086 CS-3.3	Samples
LM1086CS-5.0/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	0 to 125	LM1086 CS-5.0	Samples
LM1086CS-ADJ	NRND	DDPAK/ TO-263	KTT	3	45	TBD	Call TI	Call TI		LM1086 CS-ADJ	
LM1086CS-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	0 to 125	LM1086 CS-ADJ	Samples
LM1086CSX-2.5/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	0 to 125	LM1086 CS-2.5	Samples
LM1086CSX-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	0 to 125	LM1086 CS-3.3	Samples
LM1086CSX-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	0 to 125	LM1086 CS-ADJ	Samples
LM1086CT-3.3/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 125	LM1086 CT-3.3	Samples
LM1086CT-5.0/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 125	LM1086 CT-5.0	Samples
LM1086CT-ADJ/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 125	LM1086 CT-ADJ	Samples
LM1086ILD-3.3/NOPB	ACTIVE	WSON	NGN	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	1086133	Samples
LM1086IS-1.8/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-1.8	Samples
LM1086IS-3.3	NRND	DDPAK/ TO-263	KTT	3	45	TBD	Call TI	Call TI	-40 to 125	LM1086 IS-3.3	
LM1086IS-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-3.3	Samples
LM1086IS-5.0	ACTIVE	DDPAK/ TO-263	KTT	3	45	TBD	Call TI	Call TI	-40 to 125	LM1086 IS-5.0	Samples
LM1086IS-5.0/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-5.0	Samples



PACKAGE OPTION ADDENDUM

29-Jun-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM1086IS-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-ADJ	Samples
LM1086ISX-1.8/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-1.8	Samples
LM1086ISX-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-3.3	Samples
LM1086ISX-5.0/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-5.0	Samples
LM1086ISX-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LM1086 IS-ADJ	Samples
LM1086IT-3.3/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LM1086 IT-3.3	Samples
LM1086IT-5.0/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LM1086 IT-5.0	Samples
LM1086IT-ADJ/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LM1086 IT-ADJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

29-Jun-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Sep-2016


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM1086CSX-2.5/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1086CSX-3.3/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1086CSX-ADJ/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1086ILD-3.3/NOPB	WSON	NGN	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM1086ISX-1.8/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1086ISX-3.3/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1086ISX-5.0/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1086ISX-ADJ/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2


www.ti.com 20-Sep-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM1086CSX-2.5/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1086CSX-3.3/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1086CSX-ADJ/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1086ILD-3.3/NOPB	WSON	NGN	8	1000	210.0	185.0	35.0
LM1086ISX-1.8/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1086ISX-3.3/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1086ISX-5.0/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1086ISX-ADJ/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0







IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.